Abstract-This paper presents a system on chip for a fully implantable cochlear implant. It includes acoustic sensor frontend, 4-channel digital sound processing and auditory nerve stimulation circuitry. It also features a digital, switched mode, single inductor dual output power supply that generates two regulated voltages; 0.4 V used to supply on-chip digital blocks and 0.9 V to supply analog blocks and charge the battery when an external RF source is detected. All passives are integrated on-chip including the inductor. The system was implemented in 14nm CMOS and validated with post layout simulations.
I. INTRODUCTION
According to latest estimates, over 5% of the world's population suffers from disabling hearing loss [1] . While moderate loss can be remedied with a hearing aid, cochlear implants (CI) are necessary to restore hearing to individuals with severe (> 80 dB) loss. Commercially available CIs use a battery powered external unit housing a microphone, sound processor, and transmitter to pick, digitize, and wirelessly transmit sound and power to a passive implant surgically inserted in the skull. When powered by the external unit, the implant comprising a receiver, stimulator and electrode array connected to the cochlea sources electrical pulses that excite the auditory nerve leading to sound perception in the brain. Reliance on the external active unit for power and data limits the wearer's activities and is socially stigmatizing. Hence a fully implantable (invisible) cochlear implant (FICI) is preferred. To realize FICIs, sensor front-end, processing, neural stimulation and power management need to be integrated on a single die that interfaces with an implantable acoustic sensor and battery (Fig.1) . Prior implantable acoustic sensors were accelerometer based with restrictive power requirements and limited sensitivity [2] , piezoelectric transduction offers better integration and space saving potential [3] . Fig.2 demonstrates the FEM generated transfer characteristics of a middle ear (umbo) mounted piezoelectric acoustic sensor connected to a charge amplifier. Output voltage (V PZ ) shows flat response up to 7 kHz which is more than adequate for speech. This paper presents an SoC for a FICI. Combined with an off-chip middle ear acoustic sensor, the SoC processes the sensor's output and stimulates the auditory nerve accordingly to restore hearing. It also includes an on-chip power management and charging unit to extend battery run-time before charging .The paper is organized as follows; section II describes the proposed architecture whereas implementation is provided in section III. Transistor level simulations are presented in section IV, and finally conclusions in section V.
II. SYSTEM LEVEL ARCHITECTURE
A block diagram of the proposed system is shown in Fig.  3 . The sensor front-end (PSFE) conditions the acoustic sensor's output voltage (which is proportional to the sound pressure induced displacement of the umbo) and relays it to the ultra-low power 10 bit frequency discriminator based A/D. The A/D's output is processed by the 4 channel digital, continuous interleaved sampling (CIS) sound processor which generates 6-bit output codes at a 1 kHz rate. These are used to control the neural stimulator which is composed of an H-bridge electrode switch matrix, a 6-bit, D/A based current source and channel selector. source is interleaved among the electrodes at a rate of 1 kHz. The DC-DC switch mode power supple (SMPS) is a single inductor dual output all-digital regulator. It generates 0.9 V analog and 0.4 V digital supplies with high conversion efficiency. The 0.9 V supply is also used to charge an implanted battery when an RF transmitter is detected. To facilitate integration, the inductor (L) is realized on chip using top metal windings.
III. IMPLEMENTATION

A. Sensor Front-End and A/D
Detailed implementation of the PSFE is provided in Fig.3 . It is composed of a charge amplifier followed by a tunable gain stage and filter. 1 st stage gain = C P /C 1f , where C P is the sensor's equivalent capacitance. To accommodate different sensor output voltage ranges (for different sensor sizes), variable passives are used. The output of the second stage is used to control a voltage controlled oscillator (VCO). A ΣΔ frequency Discriminators (ΣΔFDC) is used to implement the A/D. This 1st order, digital, none feedback modulator, process the frequency modulated (FM) signal from the VCO to produce a single bit output stream [4] . Compared to conventional Nyquist rate A/D architectures, ΣΔFDC has a simpler circuit, is more power efficient and inherently linear by virtue of using a single bit comparator. Schematic of the ΣΔFDC is shown in Fig.4 . It consists of a 0.9 V current-starved VCO, two D flip flops and one XOR gate. Decimation of ΣΔFDC output is implemented using cascaded-integrator-comb (CIC) filter to generate a 10 bit code word. 
B. Sound Processing
Based on the finding from [5] , it was shown that good speech recognition using CI improved substantially as the number of sound spectral channels increased from 1 -4 with little difference above 7, hence 4 spectral channels were used in this proof of concept. Fig.5 demonstrates a block diagram of the realized sound processor, it is an implementation of the widely used CIS architecture [6] . To reduce area and power requirements, digital multi-rate processing is utilized. Log-spaced channels are implemented using FIR filters with cut-off frequencies derived from [5] . The filters spectrally decompose the incoming sound signal in a tonotopic fashion similar to natural hearing. The envelope of the output signal of the individual filters is extracted before being down-sampled and log-compressed so as to condition the separate channels' signals to fall within the electric dynamic range of natural hearing of the human ear. Fig. 6 illustrates the power management unit used in this work. It is a switched mode single inductor, dual output regulator [7] . Two error signals V ERR1 and V ERR2 are generated from the regulated output voltages V OUT1 (digital) and V OUT2 (analog) respectively and are compared using the comparator (Comp). The higher of the two signals is then passed through (signal select) to the PID controller. Instead of using a conventional pulse width (PWM) or pulse code (PCM) modulator to drive the power stage, a 4th order ΣΔ modulator (Fig.6 ) is used to suppress spurious noise. The comparator's decision controls operation of S3 and S4. If V ERR1 > V ERR2 , S3 is closed, S4 is open and vice versa. This allows the loop to regulate two output voltages by tracking two error signals and adjusting on/off times for S3 and S4. Blocks D1 and D2 digitize the output voltages V OUT1 and V OUT2 using 1st order ΣΔFDCs similar to the one used to digitize the sensor's output. To generate the error signals V ERR1 and V ERR2 , digital representation of V OUT1 and V OUT2 is subtracted from the digitized references V REF1 and V REF2 . The dead time generator prevents shoot-through current in the power stage switchers. Fig. 7 illustrates the digital 4 th order ΣΔ modulator digital implementation.
C. Power Management
IV. SIMULATION RESULTS
The proposed work was implemented in 14nm digital CMOS process and validated with post layout simulations. Fig. 8 demonstrates the gain of the sensor front end for different gain settings. Fig. 9a presents the simulated transient electrode voltage during switch matrix activity. The electrodes' loading were modeled using an RC network (R = 3kΩ, C = 10nF). Fig.9b presents the corresponding 4 channel interleaved electrode current pulses at a 1000 pulse/sec rate. Fig.10a and Fig.10b present the input signal and spectrogram of the test phrase ("testing one two three testing"). Fig. 10c and Fig.10d present the simulated reconstructed output signal and spectrogram respectively. The sound pressure levels generated from the input test phrase as well as the piezoelectric acoustic sensor's output voltage were extracted using a Matlab, Comsol FEM co-simulation. The generated output voltage was them ported to Cadence for post layout analysis. Although the output signals exhibits some nonidealities such as bandwidth limitation and amplitude reduction (attributed to the sound processor and PSFE frequency response limitations) it demonstrates that the system successfully preserves input speech signal characteristics and envelop. Finally, key system metrics are provided in Table 1 . Layout of the proposed SoC is provided in Fig. 11 . 
V. CONCLUSION
A SoC for a fully implantable cochlear implant was presented. It includes acoustic sensor front-end, sound processing, nerve stimulation and power management circuitry. All passives are integrated on-chip including the inductor. The system was implemented in 14nm CMOS and validated with post layout simulations.
